A Parallel Packet Switch Architecture with Input-output-queued Switches and Buffering in the Demultiplexors
نویسندگان
چکیده
A packet switch with parallel switching planes is a parallel packet switch (PPS). A PPS can scale-up to larger aggregate capacity and faster line speeds than can a single plane. It is an open problem to design a PPS that is feasible to implement using multiple lower speed packet switches. Many solutions proposed previously are essentially impractical because of high communication complexity. In this paper, we present a high performance PPS architecture by using a small fixed-size buffer in the demultiplexor and by applying the same matching at each of the k parallel CIOQ switches during each cell slot. Our scheme guarantees a way for cells of a flow to be read in order from the output queues of the switches, thus, eliminating the need for cell reordering in multiplexor. Each multiplexor only need to deliver cells from the output queues of the k parallel switch planes in round robin manner, and little state information easily obtained by the scheduler is communicated to the multiplexors. Our work in this paper reduces the communication overhead considerably and makes the PPS more practical to implement compared to other PPS designs. Key-Words: CIOQ switches, Packet switching, Parallel packet switch.
منابع مشابه
An O(log2N) parallel algorithm for output queuing
Output queued switches are appealing because they have better latency and throughput than input queued switches. However, they are difficult to build: a direct implementation of an N × N output-queued switch requires the switching fabric and the packet memories at the outputs to run at N times the line rate. Attempts have been made to implement output queuing with slow components, e.g., by havi...
متن کاملArchitecture for supporting Hardware Collectives in Output-Queued High-Radix Routers
Collective communication performance is critical for many applications. In this paper, we present an architecture to efficiently support collective operations (like multicasts and reductions) in the switches of parallel computer interconnects. We present an output queuing switch architecture with cross-point buffering. Output queuing architectures have been less popular in the past as they requ...
متن کاملInput-queued router architectures exploiting cell-based switching fabrics
Input queued and combined input/output-queued architectures have recently come to play a major role in the design of high-performance switches and routers for packet networks. These architectures must be controlled by a packet scheduling algorithm, which solves contentions in the transfer of data units to switch outputs. Several scheduling algorithms were proposed in the literature for switches...
متن کاملBasic Characteristics of FIFO Packet Switches
In this paper we compare characteristics of different FIFO packet switch types. In accordance with our expectations, the best results are obtained by using the output-queued packet switches. The main drawback of these switches is the need for a fast switching fabric. This can be avoided by using the input-queued packet switches, whose performance depends upon individual packet sizes. Characteri...
متن کاملA parallel packet switch with multiplexors containing virtual input queues
A packet switch with parallel switching planes is a parallel packet switch (PPS). A PPS can scale-up to faster line speeds than can a singleplane switch. It is an open problem to design a PPS that is feasible to implement using existing low-cost hardware components where no component runs faster than line speed. A PPS must be able to internally load balance traffic, have packet delays comparabl...
متن کامل